





P.012/029












--


AXEL THOMSEN 1105-CA


6/19














AXEL THOMSEN 1105-CA

10/19

TABLE 2: ENCODING SCHEME PROPOSED

Fig. 3.2 (PRIOR ART)

A _{i+1}	Ai	Operation
0	0	$R_i = R_{i-1}/4$
0	1	$R_i = (R_{i-1} + B)/4$
1	0	$R_{i} = (R_{i-1} + 2B)/4$
1	1	$R_i = (R_{i-1} + 3B)/4$


TABLE 3: CARRY PROPAGATE ENCODING SCHEME					
Cin	A _{i+1}	Αį	Operation	Cout	
0	0	0	$R_{i} = R_{i-1}/4$	0	
0	0	1	$R_i = (R_{i-1} + B)/4$	0	
0	1	0	$R_i = (R_{i-1} + 2B)/4$	0	
0	1	1	$R_{i} = (R_{i-1} - B)/4$	1	
1	0	0	$R_i = (R_{i-1} + B)/4$	0	
1	0	1	$R_i = (R_{i-1} + 2B)/4$	0	
1	1	0	$R_{i} = (R_{i-1} - B)/4$	0	
1	1	1	$R_{i} = (R_{i-1})/4$	1	

Fig. 3.3 (PRIOR ART)

EXAMPLE 1

EXAMPLE 2

:




12/19									
D7	(MSB)	D6	D5	i	D4	D3	D2	D1	D0
	0	ARA	CS	1	CS0	R/W	RSB2	RSB1	RSB0
BIT	N	AME		VAL	JE	FUNCTION	l		
D7	D7 COMMAND BIT, C 0 1			MUST BE LOGIC 0 FOR THESE COMMANDS. THESE COMMANDS ARE INVALID IF THIS BIT IS LOGIC 1.					
D 6	ACCESS REGISTERS 0 AS ARRAYS, ARA 1				IGNORE THIS FUNCTION. ACCESS THE RESPECTIVE REGISTERS, OFFSET, GAIN, OR CHANNEL-SETUP, AS AN ARRAY OF REGISTERS. THE PARTICULAR REGISTERS ACCESSED ARE DETERMINED BY THE RS BITS. THE REGISTERS ARE ACCESSED MSB FIRST WITH PHYSICAL CHANNEL 0 ACCESSED FIRST FOLLOWED BY PHYSICAL CHANNEL 1 NEXT AND SO FORTH.				
D5-D4		NEL SEL S1-CS0		00 01 10 11		THE TWO (INPUT CHA TO ACCESS ASSOCIATE INPUT CHA	FOUR FOR (NNELS, THE THE CALIB D WITH THI NNEL, NOT	CS5533/3 ESE BITS AR BRATION R E RESPECT FE THAT TH	S OF ONE OF 34) PHYSICAL RE ALSO USED REGISTERS IVE PHYSICAL HESE BITS ARE A REGISTER.
D3	READ/	WRITE,	R/W	0			SELECTED F M SELECTE		R.
D2-D0		TER SELE SB3-RSB		000 001 010 011 100 101 110		CONVERSI	ister Ration Reg Ion Data I -Setup Reg	register ((READ ONLY)

Fig. 4.2

13/19

AXEL THOMSEN 1105-CA


					•	
D2 D1 D0	10 CC2 CC1 CC0	UNCTION	THESE COMMANDS ARE INVALID IF THIS BIT IS LOGIC 0. MUST BE LOGIC 1 FOR THESE COMMANDS.	PERFORM FULLY SETILED SINGLE CONVERSIONS. PERFORM CONVERSIONS CONTINUOUSLY.	THESE BITS ARE USED AS POINTERS TO THE CHANNEL-SETUP REGISTERS. EITHER A SINGLE CONVERSION OR CONTINUOUS CONVERSIONS ARE PERFORMED ON THE CHANNEL SETUP REGISTER POINTED TO BY THESE BITS.	NORMAL CONVERSION SELF-OFFSET CALIBRATION SELF-GAIN CALIBRATION RESERVED RESERVED SYSTEM-GAIN CLAIBRATION SYSTEM-GAIN CLAIBRATION RESERVED
<u>23</u>	CSRP	VALUE	0	0 -	000 .:. 111	000 010 010 100 101 111
D4	CSRP1 CSRP0	,		ñ	EGISTER P	IBRATI
5 D5	CSRP2	NAME	COMMAND BIT, C	MULTIPLE CONVERSIONS, MC	D5-D3 CHANNEL-SETUP REGISTER Pointer Bits, CSRP	D2-D0 CONVERSION/CALIBRATI ON BITS, CC2-CC0
B) D6	MC	~	COM	MOL	CHAP	O O N B
D7(MSB) D6		Bit	D7	D6	D5-D3	D2-D0



Received from < 5124574206 > at 5/29/03 6:26:44 PM [Eastern Daylight Time]


AXEL THOMSEN 1105-CA

15/19



AXEL THOMSEN 1105-CA

16/19



-+-

AXEL THOMSEN 1105-CA

17/19





Fig. 5.1

4206

AXEL THOMSEN 1105-CA

18/19 LOGICS OUTPUTS: A0 - A1 SWITCH FROM VA+ TO AGND SERIAL DATA INTERFACE OPTIONAL CLOCK SOURCE 902 十0.1年 t = ∏-5MHz| Fig. 6.1 SOE Z DGND 10D AIN1. AGND AN1+ **NEGATIVE ANALOG SUPPLY** 十0.1年 UP TO ± 100 mV INPUT 10kΩ BAV199 ₹499 O 10KD COLD JUNCTION \$ 301D 2.5V ~ α 0 ABSOLUTE CURRENT REFERENCE ANALOG -SUPPLY LM334

19/19



+-